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Abstract In this paper, we present PATUS, a code gener-
ation and auto-tuning framework for stencil computations
targeted at multi- and manycore processors, such as mul-
ticore CPUs and graphics processing units. PATUS, which
stands for “Parallel Autotuned Stencils,” generates a com-
pute kernel from a specification of the stencil operation and
a strategy which describes the parallelization and optimiza-
tion to be applied, and leverages the autotuning methodol-
ogy to optimize strategy-specific parameters for the given
hardware architecture.
Keywords Stencil computations · Code generation ·
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1 Introduction
In many numerical codes, ranging from simple PDE solvers
to complex AMR and multigrid solvers, the class of sten-
cil computations is a constituent class of kernels. Often-
times, stencil computations comprise a dominant part of the
compute time. Therefore, in order to minimize the time to
solution, it is crucial that the stencil kernels make use of
the available computing resources as efficiently as possible.
However, microarchitectures have become more and more
complex and diverse, and, as a consequence, meticulous
architecture- and application-specific tuning is required to
elicit the machine’s full compute power. This not only re-
quires deeper understanding of the architecture, but is also
both a time consuming and error-prone process.
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The PATUS framework is a code generation and au-
totuning tool for the class of stencil computations. The
idea behind the PATUS framework is twofold: on the one
hand it provides a software infrastructure for generating
architecture-specific stencil code from a specification of
the stencil incorporating domain-specific knowledge that
enables optimizing the code beyond the abilities of cur-
rent compilers, and on the other hand it aims at being
an experimentation toolbox for parallelization and opti-
mization strategies. Using a small domain specific lan-
guage (DSL), the user can define the stencil kernel using
a C-like syntax, and can choose from predefined strate-
gies how the kernel is optimized and parallelized, or de-
sign a custom strategy to experiment with other algo-
rithms or find a better mapping to the hardware in use.
Besides supporting almost arbitrary types of stencils on
structured grids and generating code from strategy tem-
plates, another goal of PATUS is to be able to support future
hardware microarchitectures and programming paradigms.
Currently we support traditional CPU architectures using
OpenMP for parallelization and NVIDIA CUDA-capable
GPUs.
This work is closely related to the more generally ap-
plicable approach of loop tiling [4, 5, 7, 9, 10]. Cache-
oblivious blocking schemes for iterative stencil computa-
tions determining the optimal tile sizes at runtime are pro-
posed in [3, 11]. The autotuning methodology has been ap-
plied successfully in diverse libraries and frameworks for
various types of kernels which occur frequently in scien-
tific computing, including ATLAS, FLAME, OSKI, FFTW,
SPIRAL, and recently in a framework for stencil computa-
tions [6]. The customizable strategies are a key feature that
sets PATUS apart from other frameworks such as the afore-
mentioned one.
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Fig. 1 Stencil examples studied
in this paper. The images show
the structure of the input and
output nodes. The numbers are
the arithmetic intensities in
number of floating point
operations (FLOPs) per
transferred data element (TDE).
The numerator is the actual
number of FLOPs per stencil
computation, the denominator
the number of actually
transferred data elements
2 Stencil examples and bandwidth saving algorithms
A stencil is a fixed geometric arrangement defined on a
structured grid. A stencil computation assigns the center
node a value depending on the values previously assigned to
the neighboring nodes in the fixed arrangement. This is done
for all the inner nodes of the grid. Examples of applications
of stencil computations include finite difference-type PDE
solvers and image processing filters.
2.1 Stencil examples
In this paper we concentrate on the stencil examples shown
in Fig. 1. These stencil kernels will be used as benchmark
examples in Sect. 4. The figure shows a number of exam-
ples of stencil structures (“input” nodes to the left of the
arrows in the images, and “output” nodes to their right) and
highlights their variety. The “Laplacian”, “Divergence”, and
“Gradient” stencils are finite difference discretizations of the
corresponding basic differential operator, whereas “Hyper-
thermia”, “Upstream”, and “Tricubic Interpolation” come
from real world applications; the former comes from a sim-
ulation of the temperature distribution within the human
body during hyperthermia cancer treatment [1], and the lat-
ter two occur as typical examples in the weather forecast
code COSMO.
In stencil computations, the number of floating point op-
erations (FLOPs) per grid point is constant. The number of
FLOPs typically is low compared to the (constant) number
of memory references. I.e., stencil computations have a con-
stant arithmetic intensity with respect to the problem size,
unlike, e.g., BLAS3 operations. The arithmetic intensities
in FLOPs per transferred data element for the examples is
given in the figure. Here, data transfers mean transfers be-
tween RAM and caches (CPUs) or global memory and regis-
ters (GPUs). Because of the low FLOP rate, we typically ex-
pect the performance of stencil computations to be bounded
by the available memory bandwidth. Hence, the key for en-
hancing performance lies in minimizing data transfers.
2.2 Saving bandwidth
There are several approaches to get rid of non-compulsory
data transfers and thereby reducing the memory traffic. The
key is to reuse data that have been loaded previously, i.e., to
exploit data locality.
On cache-based architectures, cache blocking is a well
known technique to improve temporal data locality: by de-
composing the grid into cache size dependent small subgrids
it is ensured that data loaded into the cache are reused before
being evicted due to capacity misses.
Iterative stencil computations can benefit from blocking
not only in space, but also in time, especially if there is a
local memory that can be controlled explicitly by the pro-
grammer such as on a GPU. Temporal blocking has the ad-
vantage of greater temporal data locality and reduced syn-
chronization overhead. The basic idea is to compute mul-
tiple timesteps with all the data kept in local memory and
therefore to avoid writing the data back to main memory af-
ter one timestep and reloading it again for the next as well
as to avoid synchronization within a time block. The tech-
nique was previously adapted to different types of hardware
architectures and was described in [1, 2, 8].
Another temporal blocking scheme is a “wavefront” par-
allelization proposed by Wellein et al. [12]. The idea of the
wavefront parallelization is having a team of threads coop-
erate on a chunk of data. While thread i is sweeping through
the subgrid, thread i + 1 takes the output of thread i to per-
form its sweep. Hence, each thread in the team calculates
one timestep on the same subgrid. Because of the data de-
pendencies, thread i + 1 has to wait for thread i to complete
the computation of the input data that is needed for the com-
putation before it can start its sweep, making it look like
ripples of waves passing through the subgrid.
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Fig. 2 High-level overview of
the software architecture of
PATUS. The strategy and the
stencil specification are input
files, which drive the code
generation. The code generator
creates a set of parametrized
hardware-specific kernels that
are executed by the autotuner,
which determines the optimal
parameter set
3 The PATUS framework
PATUS expects 3 input files to generate a stencil kernel
code: The major input, from the user’s point of view, being
the specification of the stencil operation. E.g., the discrete
Laplacian
u′ijk = αuijk + β(ui−1,j,k + ui+1,j,k + ui,j−1,k
+ ui,j+1,k + ui,j,k−1 + ui,j,k+1)
is specified in the PATUS stencil DSL like so:
stencil laplacian {
operation (double grid u,
double param alpha, double param beta) {
u[x, y, z; t+1] =
alpha * u[x, y, z; t] +
beta * (
u[x-1, y, z; t] + u[x+1, y, z; t] +
u[x, y-1, z; t] + u[x, y+1, z; t] +
u[x, y, z-1; t] + u[x, y, z+1; t]);
}
}
The second input is a “strategy,” which describes how the
kernel source is actually generated: It describes paralleliza-
tion methods or a bandwidth saving algorithm by means of
a second DSL. The description is independent both of the
stencil and of the hardware architecture and the program-
ming model used. Strategies are also the interfaces to the au-
totuner: strategy parameters (e.g., blocking sizes) are picked
up by the autotuner, which tries to find the values for which
the code has the best performance.
PATUS provides predefined strategies, but the user can
develop own strategies and thereby experiment with other
parallelization and optimization approaches. The DSL is ex-
pressive enough so that the afore-mentioned bandwidth sav-
ing algorithms can be implemented.
The third input file describes various aspects of the hard-
ware for which the code is generated, e.g., it specifies the
programming model, thereby selecting the code generator
back-end, whether or not the hardware requires explicit data
transfers to local stores, whether explicit SIMDization is re-
quired, etc.
3.1 The software infrastructure
PATUS is built from four core components: the parsers for
the two input files, the stencil definition and the strategy; the
code generator, which is driven by the third input file, the
architecture specification; and the autotuner. Figure 2 gives
a high-level overview over the software architecture.
The code generator produces C code for variants of the
stencil kernel and also creates an initialization routine that
implements a NUMA-aware data initialization based on the
parallelization used in the kernel routine. The code gener-
ator transforms the strategy AST to C code and “instanti-
ates” the stencil, i.e., replaces the formal grids and sten-
cil calls in the strategy by the actual identifiers and sten-
cil computation. Moreover, it handles data transfers to local
memory if required and performs optimizations such as ex-
plicit SIMDization and loop unrolling. Back-ends for shared
memory CPU systems using OpenMP for parallelization
and CUDA-capable single-GPUs systems have been imple-
mented so far.
In order for the autotuner to perform the benchmarks, the
code generator also creates a benchmark harness. The prob-
lem size and the autotuning parameters are expected as com-
mand line arguments by the benchmark harness. After build-
ing the executable from the kernel code and the benchmark
harness, the autotuner seeks to find the optimal configura-
tion for the parameters by repeatedly running the program
with the autotuning parameters varying according to some
search method. The PATUS autotuner supports a variety of
search methods.
4 Experimental performance results
The performance benchmark were carried out on an Intel
Nehalem (Intel Xeon E7540 “Beckton”) architecture, the
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Fig. 3 Performance results for 6 types of stencils on 1 to 24 threads
of the Intel Nehalem and the AMD Magny-Cours architectures, and
on the NVIDIA C2050 Fermi GPU for naïve threading and blocking
strategies. The low arithmetic intensity stencil kernels—Laplacian,
Divergence, Gradient, and Hyperthermia—were calculated using sin-
gle precision floating point numbers; the kernels with high arithmetic
intensity—Upstream and Tricubic—were calculated in double preci-
sion. The figure to the lower right shows the performance variations for
block sizes varying in two dimensions. The autotuner picks the block
yielding the best performance by searching along one axis, fixing the
size with the best performance and continuing the search along the
next axis as symbolized by the arrows (Powell search method). The
size with the best performance has been highlighted in the figure
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Table 1 Characteristics of the
hardware architecture used in
the performance benchmarks
Intel AMD NVIDIA
Xeon E7540 Opteron 6172 Tesla C2050
Cores 2 × 6 4 × 6 14
Concurrency 24 HW threads 24 HW threads 448 ALUs
Clock 2 GHz 2.1 GHz 1.15 GHz
L1 Data Cache 32 KB 64 KB 48 + 16 KB
L2 Cache 256 KB 512 KB –
Shared L3 Cache 18 MB 6 MB –
Avg. Shared L3/HW Thread 1.5 MB 1 MB –
Measured Bandwidth (STREAM) 35.0 GB/s 53.1 GB/s 79.3 GB/s
AMD Magny-Cours (AMD Opteron 6172), and an NVIDIA
Tesla C2050 GPU Computing Processor. Some architecture
characteristics are summarized in Table 1.
We performed performance benchmarks using the auto-
tuned code with a set of strategies applied to the stencil ker-
nels from Sect. 2.1. In all the plots, the performance num-
bers of first four stencils (Laplacian, Divergence, Gradient,
and Hyperthermia) are single precision GFLOP/s; Upstream
and Tricubic are double precision GFLOP/s. We used a 1283
sized grid for all the stencil examples. Five runs with one
timestep each were performed and timed. The reported per-
formance numbers are average numbers.
The “basic threading” strategy only parallelizes the sten-
cil computation without doing any blocking. On the CPUs
two different blocking strategies differing in the numbers of
blocking levels were applied. Both display similar perfor-
mance results after autotuning on both architectures. Gener-
ating explicit SSE intrinsics (instead of relying on the com-
piler to do the vectorization) proved to be beneficial for the
7-point stencils (Laplacian and Hyperthermia). The slightly
higher absolute performance numbers on the Magny-Cours
is due to its superior bandwidth for the bandwidth-limited
cases and slightly higher clock rate for the compute-bound
case (“Tricubic”).
On the GPU, besides using a parallelization using the
same basic strategy as for the CPUs, a blocked strategy with
two parallelism levels was chosen. The graph shows sub-
stantial speed improvements when the thread block sizes
are chosen carefully (in our case by means of the auto-
tuner) over default 43 thread block sizes. The bar labeled
“+Cache” shows the performance improvement from in-
creasing the GPU cache size from 16 KB to 48 KB per
streaming multiprocessor. The GPU code generation is still
work in progress, and the figure is merely included to high-
light the fact that PATUS is able to generate CUDA code,
while code optimizations still need to be improved.
Figure 3 to the lower right, finally, shows the perfor-
mance for block sizes varying in two dimensions. It is the
autotuner’s job to picks the block yielding the best perfor-
mance. In Fig. 3, the Powell search method is shown, which
searches along one axis, fixing the size with the best perfor-
mance and continuing the search along the next axis.
5 Conclusion
We presented PATUS, a code generation and autotuning
framework for general stencil computations. It is thought of
as both a productivity tool and a tool for experimenting with
parallelization and optimization strategies. We have shown
that the approach works for both modern multi- and many-
core architectures, and the performance numbers demon-
strate the potential of leveraging non-trivial strategies and
the autotuning methodology. The current framework still has
limitations that we intend to overcome in the future. The
framework will be publicly available under an open source
type license.
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